Abstract-SEED (self-electrooptic effect device) configuration, symmetric-(S) SEED switching characteristics, a single all-optical memory cell, and the packet switch structure are briefly introduced. By applying a planar integrated optical circuit based on SEEDs, the demonstration of an all-optical memory cell, which can be used in optical switching and optical data storing is introduced by using master-slave integrated configuration of SEEDs. The system structure, the switching performance, and the dependence of the switching speed are discussed. Based on these performance analyzes, some improved schemes are presented. By applying a pair of external preset pulses and integration of inductors, the SEED's devices even can provide 50 Gb/s throughput with data power of 1 mW, this is very competitive for optical communication. Based on these analyzes, an all-optical shift register that utilizes SEEDs embedded in the connecting optical waveguides is presented. Considering its advantage of application in optical packet header processing, we present the application of this all-optical shift register in an optical multiprotocol label switching switch.
I. INTRODUCTION
H IGH-PERFORMANCE digital application systems that address services such as: asynchronous transfer mode, IP/Tag switching and multiprotocol label switching (MPLS) switching, motivate the development of high-speed all-optical switches. By deploying high-speed all-optical switches, the signal conversions between the optical domain and electrical domain that are normally needed before and after the switch nodes can be avoided. A breakthrough can be created in the so-called "electronic bottleneck" (slow electronic processing, such as switching, in an inherently fast optical transmission system). Optical fast packet switching is believed to be the potential candidate for the future optical transport network (OTN). This paper will aim at the analysis and implementation of an all-optical shift register, which can ideally be the heart of an all-optical packet switch.
The self electrooptic effect device (SEED) is one of the few existing optical components allowing for high-speed alloptical signal processing. SEEDs have been demonstrated with switching times up to 33 ps [1] and switching energies as low as 5.9 fJ/ m [2] , even less at 4.1 fJ/ m for extremely Manuscript received January 14, 2002 ; revised April 4, 2002 . This work was supported by the Dutch Technology Foundation (STW) as part of the Project "All-optical ATM switch based on SEEDs."
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Publisher Item Identifier S 1077-260X(02)05904-X. shallow quantum-well SEED (E-SEED) and 3.0 fJ/ m for an impedance-matched asymmetric Fabry-Pérot ESQW S-SEED (AE-SEED) [3] , which is very promising for all-optical processing. Several structures of optical switch prototypes based on S-SEEDs have been reported [4] - [8] . Compared with these reported optical interconnection systems, the integrated scheme we present here can replace the necessary mirror arrays, zoom lenses etc., and therefore, it is easier to realize, more compact, and more stable.
II. SELF ELECTRO-OPTIC EFFECT DEVICES
SEED's operation is based on the effect that is called the quantum confined stark effect (QCSE). This relies on changes in the optical absorption that can be induced by changes in an electric field perpendicular to the thin semiconductor layers in QW material. In QCSE, electric fields applied perpendicular to the QW layers can shift the optical absorption edge to lower photon energies with the exciton absorption peaks remaining clearly resolved. This electroabsorptive effect can be applied for high-speed optical modulators, optical switching and optical signal processing devices.
The schematic and physical layout of the device are shown in Fig. 1 . The material was grown by molecular beam epitaxy on a Si-doped n-type GaAs substrate. The p region was grown as a fine-period GaAs-AlGaAs superlattice (SL) to improve the quality of the material.
The interesting electroabsorption has recently been studied at long ( m) and short ( m) wavelengths. It is very important for lightwave communication to develop materials able to show this interesting effect at long wavelengths that falls in the region of minimum fiber losses. In [9] , an InP-based pin layerstack, with a single InGaAsP-InGaAs QW, suitable for planar integration of SEEDs working at wavelength 1520 nm, is introduced. The absorption curves of a SEED for different perpendicular electrical fields are shown in Fig. 2 . From this figure, we can see increasing reverse bias shifts the absorption peak to higher wavelengths. The absorption height of the absorption resonance decreases with the increasing bias because of the reduced overlap between the electron and the hole wave functions, and the linewidth becomes wider [10] .
III. S-SEEDS SWITCHING CHARACTERISTICS
SEEDs were successfully demonstrated as bistable optical devices. When using SEEDs as bistable elements in a memory cell, the devices are placed in series with an electrical load and a voltage source. The load can be a resistor or a diode, but also another SEED in such a way that each of the two SEEDs is the load for the other one, see Fig. 3 . The latter configuration is called symmetric SEEDs (S-SEEDs).
S-SEEDs work as differential devices; each input and output is composed of two beams, as shown in Fig. 3 . A single reverse biased SEED exhibits current-voltage ( -) characteristics depicted in Fig. 4(a) as the dashed curve. For the S-SEEDs, where two reverse biased SEEDs are connected in series, with the equally weak optical input injecting into each SEED, composite -characteristic curves are shown in Fig. 4(a) . When the optical powers are increased with an equal amount, the resulting curves are shown in Fig. 4(b) . In these two cases, a voltage bistability exists for the S-SEEDs, indicated by the two points of intersection A and B. The third intersection point C is unstable [11] . When a pair of unequal optical beams is applied to the SEED diodes, different amounts of photocurrent are generated for the two SEEDs; this result is shown in Fig. 4(c) . Only one point A is left as the final operating state. This means that the final state of the S-SEEDs is only determined by the ratio of the input power intensities impinging on both SEEDs. Another property of S-SEEDs important for our purpose is that the status of the S-SEEDs can be read and (re)set in the electrical domain as well. Reading the state can be done by measuring in Fig. 3 by applying a high impedance device. Setting the S-SEEDs electrically to a certain state is accomplished by pulling up or down the terminal.
IV. A MEMORY CELL USING SEEDS
Fig . 5 shows a design for an optical memory cell using SEEDs. Such a cell comprises four SEEDs, which are two by two parallel and two by two in series. The signals "Ref" and "Data in," "CLK," "Data out" and "Data out" are optical signals. Two SEEDs (S-SEEDs) in series operate like a balance; the state of the S-SEEDs is determined by the level of the optical "Data in" signal compared to the "Ref" signal. The input signals will set the state of SEED memory cell, and subsequently the stronger optical clock signals can read out the state with a certain gain, so that the output signal is strong enough to drive next optical memory cell.
V. SYSTEM BIT RATE
The system bit rate is limited by the time it takes for the photocurrent to charge the capacitance of the first S-SEEDs in one memory cell. This photocurrent is proportional to the optical power incident on the device windows. The system bit rate can be found by first determining the absolute powers from the output of the preceding memory cell, which are incident for the first stage devices, and then calculating the switching time of the first stage S-SEEDs in a memory cell from these inputs.
The system bit rate can be given by using the calculation in [12] , [13] (1)
Here, , is the photon energy, is the charge of an electron; is the capacitance of a single SEED.
is the high transmission coefficient is the low transmission coefficient. and are the clock power injected onto the SEED cell windows, is the passive waveguide connection efficiency between adjacent memory cells.
Let us consider the following practical values: fF, V, , , mW and . The system throughput can then amount to 460 Mb/s. However, the system throughput can go up to 790 Mb/s with transmission coefficients of 60% and 10%. VI. A COMBINED SCHEME Based on the system performance analysis of the optical memory cell based on SEEDs, here we present an improved scheme of the all-optical shift register shown in Fig. 6 .
We combine the two stages S-SEEDs as a single S-SEEDs in a memory cell; the optical input signal and optical clock signal are coupled by an effective waveguide coupler. So there are two SEEDs in a memory cell instead of four. By this way, half the amount of SEEDs can be saved; the capacity that is needed to be charged by the photocurrent will be reduced to half the amount; the capacity introduced by the electrical connection will be decreased.
This all-optical shift register operates in a time sequential manner. The lower power input signal that originates from the previous stage sets the switch state; then the higher power clock signals are applied to read the state and transfer it to the next stage. This operation brings the time sequential gain. However, operation in this way also means a tricky design of the device so that the input signals of the preceding S-SEEDs will not strong enough to change the current S-SEEDs, although it will reduce the noise tolerance.
The switching time of a stage is determined by the input signals set the switching states, the time that clock signal read out the states can be neglected. The system bit rate of the combined all-optical shift register is given as (2) Here is the coupling efficiency of the waveguide coupler applied before the SEED's window. When applied with a 3-dB waveguide coupler, ; however, if the data signals and the clock signal's wavelength/polarization are properly separated, a wavelength-dependent/polarization-lossless coupler can be fabricated so that can be one. With fF, V, , , , mW and , the system through put can be 610 Mb/s, however, if a wavelength/polarization-dependent lossless coupler is applied, the system throughput can be 1.2 Gb/s. With the higher contrast transmission coefficients 60% and 10% [13] , the system throughput is 1 Gb/s, and 2 Gb/s is possible by applying a wavelength/polarization dependent lossless coupler.
VII. DEVICE IMPROVEMENT
A SEED's photo -characteristic for different waveguide lengths are shown in Fig. 7 . The input laser power is 6 dBm at 1520 nm; considering coupling losses of the waveguide, the estimation of the input power into the device of 12 dBm is reasonable. A region of negative differential resistance was observed in waveguides as long as 326 m or shorter. The size of the device should be optimized; if the size is too large, the device capacitance becomes larger, as a consequence, the switching speed is lower. On the other hand, if the device is too small, the absorption of photons will be more inefficient.
There are several ways to improve the switching speed of the S-SEEDs: 1) By adding more QW layers, reducing the length of the device, the device capacitance will be decreased, however, the photo current can stay at the same level.
With the device 75 m long, the switching simulation was performed by applying an input data pulse of peak value of 1 mW, initial value of 0.1 mW, the referencing input power is keeping at 0.55 mW constantly; the wavelength is 1520 nm; the switching of S-SEEDs is shown in Fig. 8 . The switching time can be as short as 0.125 ns, which means the S-SEED's can operate at a speed of 8 Gb/s 2) By integrating with external components as shown in Fig. 9 , a pair of inductors compensate the S-SEED's capacitance. From Fig. 10 , we can see by using an integrated inductor, the device switching speed can be up to 10 Gb/s. 3) By using a pair of preset pulses before the data is injected into the device. This operation uses a state-preset pulse operating at a wavelength several nanometers longer than the SEEDs working wavelength. When the working wavelength is increased, the current peak will shift to higher voltage [2] . At the longer wavelength, the -curves tilt inward as shown in Fig. 11 resulting in a single point of intersection. If the state-preset pulses are equally applied to the SEED's windows, the S-SEEDs will be set at the unstable state until the state-preset pulses are removed. After that any difference between data pluses and will unambiguously determine the state of the S-SEEDs. This operation reinitializes the device before the inputs set the state of S-SEEDs, while allowing the clock and input signal to operate at the desired wavelength. The order of operation is 1) the state-preset pulse initializes the S-SEEDs at the unstable point; 2) the optical input data, and , determine the state of the S-SEEDs; and 3) the clock pulses read out the S-SEED's states. The switching timing is shown in Fig. 12 . The rise time can be shortened to 15 ps as follows from Fig. 13 , which means the speed of 33 Gbit/s is achievable. The triangle waves in Fig. 13 are introduced by the set-preset pulses, however these waves have no negative influence in noise tolerance and can be easily gotten rid of by using a diode. 3) If we combine the two methods in 2) and 3), a better improvement can be seen in Fig. 14 . The rise time can be even shortened to 10 ps and the switching speed can be up to 50 Gb/s. 
VIII. HEADER REPLACEMENT IN PACKET SWITCH
In packet switching networks, from the traditional X.25, Frame Relay, ATM to MPLS switching network, information is transported in packets of a constant or flexible size. The packet size, which determines the overhead efficiency and delay, varies in different protocols. In a packet, a number of the first bits are used to store header information for routing purposes, the remaining bits form the payload for user data. The payload is transported transparently through the network; the header has to be decoded in most switch nodes. Moreover, it will have to be replaced frequently when passing a node.
In a packet switching header processor, when a complete packet has been received the header bits can be read electrically by a controller. This controller decodes the header information and determines the optical switching action from the contents of the header. Moreover, the controller establishes the new header information, encodes it and replaces the old header by the new one. After that, the new packet cell can be retransmitted.
IX. ALL-OPTICAL SHIFT REGISTER BASED ON S-SEEDS
SEEDs may influence the design of an all-optical shift register, mainly through their operational characteristics (i.e., switching energy and physical requirements). In our proposal, we intend to use a planar chip. The SEEDs are integrated into the planar chip and are connected by integrated waveguides. The data signals are coupled into the planar chip by applying a coupling system. All of the optical functions and connections are produced on chip, until the output signals come out from the chip. By using this scheme, we do not have to put most of our effort into the complex mechanical system which is used to connect the SEEDs in [4] - [6] . This will certainly bring simple, compact, and stable circuit solutions.
The operation of S-SEEDs in general is governed by the input signal contrast. The input signal contrast is ; for a binary one to be correctly transferred from one device to the next, must be greater than 1.4 for a 10 V applied bias [4] . Signal contrast is affected by the S-SEEDs transmission contrast, the efficiency of the waveguide connections between the adjacent SEEDs, the transmission uniformity of the optical path, and the presence of scattered light in the system. Signal transmission efficiency is primarily determined by the optical component transmissions, but also by the overall waveguide/device coupling efficiency, as well as by any vignetting of the signal beams by the optical system.
Our proposed all-optical shift register is shown in Fig. 15 . A number of S-SEEDs are cascaded in master-slave configuration. In order to get the maximum coupling efficiency, the SEEDs are embedded in the connecting waveguides. For the first cell, the initial input signal power ratio will determine the state, for the other cells the input signals can be the output signals from the preceding cell. When writing the content of a cell, the clock of that cell has to be at a low level, whereas the clock of the preceding cell should have a high level in order to provide sufficient optical power for the writing process. During the writing cycle, the clock of the cell to be written is low, so that no optical signal is supplied to the next cell. During this period, it is not allowed for the cell to provide information to the next cell. Reading the cell is accomplished by making the clock high. At the same time, the clock of the preceding cell has to be low, so that the input is not changed during the reading cycle. It is concluded that the clock signals of the adjacent cells are in antiphase and two memory cells are required for a single step in the shift register.
X. THE APPLICATION OF THE OPTICAL SHIFT REGISTER
Multiprotocol label switching (MPLS) is a versatile solution to address the problems faced by present-day networks speed, scalability, quality-of-service (QoS) management, and traffic engineering. MPLS has emerged as an elegant solution to meet the bandwidth management and service requirements for next-generation Internet Protocol (IP)-based backbone networks. In Fig. 16 , an all-optical MPLS switch based on a SEED's shift register is presented. An all-optical shift register constructed by using an S-SEED's array is used to shift the IP packets. Optical connections (i.e., passive optical waveguides) are integrated between two neighboring memory cells. The clock signals of CLK and can be generated by current modulating two laser diodes. After the two clock signals are coupled into the chip, they can be split by integrated beam splitters into CLK and signals, which are connected to the odd memory cells and even memory cells respectively. "Data in" and "Ref" signals can be coupled into the first S-SEED's optical window by a coupling system; the input signals and optical clock signals are coupled to the SEED windows by an effective waveguide coupler. A switch controller provides the clock synchronization, interface, label swapping, and network layer routing function by reading for label switching routers (LSRs) and label edge routers (LERs) and writing the all-optical shift register for LERs.
XI. SYSTEM FEATURES AND ISSUES
Optical power losses with the resulting decrease in system speed are perhaps the major system limitations. There are several possible ways to increase the system speed.
• Decrease the loss in the SEED's. The high state transmission of the S-SEEDs can be improved by employing extremely shallow quantum-wells (ESQW) and asymmetric Fabry-Pérot (AFP) in the p-i-n diode structure [14] . • Use higher power lasers. Currently the maximum power available in a commercial laser that has a single transverse mode is approximately 100 mW. S-SEED's switching speed is limited by the absolute input power; higher clock power certainly can result into higher output, which will influence next S-SEED's switching speed.
• Decrease the switching energies of the S-SEEDs. The switching energies of the devices can be reduced by applying either smaller device size or a reduction of the change in the applied electric field across the device when the device changes state. Smaller device size is unattractive owing to the worse absorption efficiency. One way to reduce the applied electrical field change is to develop new materials that require less change in the applied electric field.
• Apply effective waveguides for coupling input power into the SEEDs. From(2), we can see that the system speed is proportional to the input power. When the data input signal and clock signals work at the same wavelength, the minimum theoretical coupling loss 3 dB will reduce the switching speed by a factor of two compared with using a lossless coupler. However when the system is properly designed so that the input data signals and clock signals are properly separated in wavelength or polarization, a wavelength/polarization-dependent lossless coupler can be fabricated, this will result in a speed twice as fast as that of using a 3-dB coupler. Considering the unique characteristics of optical transmission system, the scheme we presented here has certain advantages.
• Critical delay and level margins. In this optical register, a pair of "clean" optical clock signals are impinged in every optical memory cell. In this way, the optical input data signal is reshaped and regenerated in every optical memory cell. This guarantees that the critical delay and level margins are not inherited to the next memory cell. • Signal format. From Fig. 4 we can see, once S-SEEDs are switched to a stable state, it will stay in that state even after removing the optical inputs or impinging another pair of optical signals with equal amount of power. This means that the optical input signal modulation format (RZ or NRZ) has no influence on the switching times if the optical pulse duration is longer than S-SEED's switching time.
XII. CONCLUSION
In this paper, SEED's device characteristics, the operation principle, and system architecture of the all-optical shift register by integration of SEEDs are discussed. The system performance, system bit rate dependence on transmission coefficients, and absorption coefficients are discussed as well. Based on these analyzes, a combined scheme is shown, with faster system throughput but less noise tolerance. We also proposed three methods to improve the switching speed of an all-optical shift register based on SEEDs, with combination of two improvements, the estimated speed of 50-Gb/s throughput is very competitive for ultrafast optical communication systems. By embedding the SEEDs into the connecting waveguides to get the maximum coupling efficiency, an optical header processing technology based on the optical SEED's shift register for an optical MPLS switch is demonstrated. For other kind of applications (i.e., optical modulator, wavelength converter or optical data storage), the same working principle is applicable. What we need to do is to produce different suitable SEED's chips.
